

Course Title:	<b>Processor design methodology</b>
Course Code:	CSE311
Program:	Master Degree In Computer Engineering
Department:	Computer Engineering
Course coordinator:	Dr. Oussama boufares
Institution:	Private Higher School of Engineers of Gafsa (ESIP)

### A. Course Identification

<b>1. Credit hours:</b>	<b>3 (2-1-0)</b>
<b>2. Course type</b>	
a. College <input type="checkbox"/> Department <input checked="" type="checkbox"/> Others <input type="checkbox"/>	
b. Fundamental <input checked="" type="checkbox"/> Transversal <input type="checkbox"/> Optional <input type="checkbox"/>	
<b>3. Level/year at which this course is offered:</b>	2.1/3
<b>4. Pre-requisites for this course :</b>	Digital circuits(CSE122), Architecture & micro processors(CSE242), CSE231

### 1. Mode of Instruction (mark all that apply)

No	Mode of Instruction	Contact Hours	Self-study	Total workload
1	Traditional classroom	.....	35	80
2	Blended	45		
3	E-learning	.....		
4	Distance learning	.....		
5	Other ()	.....		

### 2. Contact Hours (based on academic semester)

No	Activity	Contact Hours
1	Lecture	30
2	Laboratory/Studio	-
3	Tutorial	15
4	Others (specify)	-
	<b>Total</b>	<b>45</b>

## B. Course Objectives and Learning Outcomes

### Course Description

This course introduces the design and implementation of processors, focusing on the MIPS R3000 architecture. Students will explore instruction set architecture (ISA), arithmetic operations, single-cycle and multi-cycle processor design, and pipelining concepts. Through theoretical learning and practical labs, they will analyze processor performance and understand modern CPU design methodologies.

### Course Main Objective

This course aims to:

- ✓ Understand the fundamentals of computer organization and processor design.
- ✓ Analyze instruction set architecture and its impact on performance.
- ✓ Implement single-cycle and multi-cycle processor designs.
- ✓ Explore pipeline concepts and hazard handling techniques.
- ✓ Develop and test processor simulations using MIPS simulators.

## 1. Course Learning Outcomes

CLOs		Aligned PLOs
	<b>Knowledge and Understanding</b>	
1.1	Explain the fundamental principles of MIPS processor architecture, including instruction set design and arithmetic operations.	PLO.K1
	<b>Skills</b>	
2.1	Design and implement single-cycle and multi-cycle processor architectures using simulation tools.	PLO.S.2
3.1	Analyze the impact of pipelining on CPU performance and solve pipeline hazards.	PLO S5

## C. Course Content

No	List of Topics	Contact Hours
1	Chapter 1: Organization and Design of Computers <ul style="list-style-type: none"> <li>1. Overview of computer architecture and organization.</li> <li>2. Components of a processor (CPU, memory, I/O).</li> <li>3. Performance evaluation and metrics (CPI, MIPS, FLOPS).</li> <li>4. RISC vs. CISC architectures.</li> </ul>	6
2	Chapter 2: The Architecture of the Instruction Set <ul style="list-style-type: none"> <li>1. Introduction to Instruction Set Architectures (ISAs).</li> <li>2. MIPS R3000 instruction set (registers, addressing modes, instruction types).</li> <li>3. Memory organization and addressing (stack, heap, memory hierarchy).</li> <li>4. Assembly language programming basics.</li> </ul>	8
3	Chapter 3: Computer Arithmetic <ul style="list-style-type: none"> <li>1. Number representation (binary, signed, floating-point).</li> </ul>	3

	2. Arithmetic operations (addition, subtraction, multiplication, division). 3. ALU (Arithmetic Logic Unit) design. 4. Floating-point arithmetic	
4	Chapter 4: Mono-Cycle Processor Design 1. Overview of single-cycle processor design. 2. Implementation of control and data paths. 3. Single-cycle execution of MIPS instructions.	3
5	Chapter 5: Design of a Multi-Cycle Processor 1. Multi-cycle instruction execution. 2. Control unit design for multi-cycle processors. 3. Comparison of single cycle vs. multi-cycle execution. 4. Performance and cost trade-offs.	5
6	Chapter 6: Pipeline Concept 1. Introduction to pipelining and instruction-level parallelism. 2. Pipeline hazards (structural, data, control). 3. Techniques for hazard reduction (forwarding, stall detection, branch prediction). 4. Performance analysis of pipelined processors.	5
7	<b>Tutorial</b>	
	Tut1 : Micro processor architecture	15
	Tut2 : MIPS processor	
	Tut3: Mono-cycle processor and multi-cycle processor.	
	Tut3: Pipeline	
<b>Total</b>		45

## D. Teaching and Assessment

### 1. Alignment of Course Learning Outcomes with Teaching Strategies and Assessment Methods

Code	Course Learning Outcomes	Teaching Strategies	Assessment Methods
<b>1.0</b>	<b>Knowledge and Understanding</b>		
K.1	✓ Explain the fundamental principles of processor architecture, including instruction set design and arithmetic operations.	- Lecturing	- Assignments, Quizzes, Exams,
<b>2.0</b>	<b>Skills</b>		
S.2	✓ Design and implement single-cycle and multi-cycle processor architectures using simulation tools.	Lecturing Class discussions	- Assignments, , Exams,
<b>3.0</b>	<b>Values</b>		

Code	Course Learning Outcomes	Teaching Strategies	Assessment Methods
V.3	✓ Analyze the impact of pipelining on CPU performance and solve pipeline hazards.	<ul style="list-style-type: none"> <li>- Lectures</li> <li>- Class discussions</li> <li>- Assignments</li> <li>- projects</li> </ul>	<ul style="list-style-type: none"> <li>- Assignments, Report, Quizzes, Exams</li> </ul>

## 2. Assessment Tasks for Students

#	Assessment task*	Week Due	Percentage of Total Assessment Score
1	Practical Work (written or oral)	Weekly	00%
2	Quizzes, Homework assignments	Random	00%
3	First mid Term	8	35%
4	Final Exam	16	65%

## E. Student Academic Counseling and Support

Arrangements for availability of faculty and teaching staff for individual student consultations and academic advice:
<ul style="list-style-type: none"> <li>- Office hours</li> <li>- Blackboard interface</li> <li>- Academic advisor</li> <li>- Bibliotic</li> </ul>

## F. Learning Resources and Facilities

### 1. Learning Resources

<b>Required Textbooks</b>	<ol style="list-style-type: none"> <li>1. <b>Andrew S. Tanenbaum &amp; Todd Austin.</b> <i>Structured Computer Organization</i>. 6th Edition, Pearson, 2012.</li> <li>2. <b>Charles E. Leiserson &amp; James S. Pierre.</b> <i>Computer System Design: System-on-Chip &amp; Multicore Architectures</i>. 1st Edition, MIT Press, 2015.</li> <li>3. <b>David A. Patterson &amp; John L. Hennessy.</b> <i>Computer Organization and Design: The Hardware/Software Interface</i>. 6th Edition, Morgan Kaufmann, 2020.</li> </ol>
<b>Essential References Materials</b>	<ul style="list-style-type: none"> <li>- Architecture lessons from Peter Niebert: <a href="http://www.cmi.univ-mrs.fr/~niebert/archi2012.php">http://www.cmi.univ-mrs.fr/~niebert/archi2012.php</a></li> <li>- Introduction au MIPS : <a href="http://logos.cs.uic.edu/366/notes/mips%20quick%20tutorial.htm">http://logos.cs.uic.edu/366/notes/mips%20quick%20tutorial.htm</a></li> <li>- Introduction to MIPS: <a href="http://logos.cs.uic.edu/366/notes/mips%20quick%20tutorial.htm">http://logos.cs.uic.edu/366/notes/mips%20quick%20tutorial.htm</a></li> <li>- Table de référence du MIPS : <a href="https://pageperso.lis-lab.fr/~alexis.nasr/Ens/Compilation/mipsref.pdf">https://pageperso.lis-lab.fr/~alexis.nasr/Ens/Compilation/mipsref.pdf</a></li> </ul>

<b>Electronic Materials</b>	<ul style="list-style-type: none"> <li>- RISC-V &amp; MIPS Assembly Programming Guide</li> <li>- MIT OpenCourseWare – Computer System Design</li> </ul>
<b>Other Learning Materials</b>	- NA

## 2. Facilities Required

Item	Resources
<b>Accommodation</b>	<b>Classroom board</b> <b>Computer lab with the necessary software</b> <b>Internet access</b>
<b>Technology Resources</b>	<b>Data projector</b>

## G. Course Quality Evaluation

Evaluation Areas/Issues	Evaluators	Evaluation Methods
Effectiveness of teaching and assessment.	Students, course coordinator, Alumni, Employers	Direct/Indirect
Extent of achievement of course learning outcomes.	Faculty, Program Leaders, quality department	Direct
Quality of Learning resources	Faculty, Program Leaders,	Direct, Indirect
Teaching and learning quality and effectiveness.	Students, Faculty Program Leaders,	Direct, Indirect

## H. Specification Approval Data

<b>Council / Committee</b>	Computer Engineering Council
<b>Date</b>	11/09/2023

Ecole Supérieure d 'Ingénieurs  
Privée de Gafsa